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Abstract— The number of wireless communication links
is witnessing tremendous growth and new standards are be-
ing introduced at high pace. These standards heavily rely on
digital signal processing, making CMOS the first technology
of choice. However, RF CMOS circuit development is costly
and time consuming due to mask costs and design iterations.
This pleads for a Software Defined Radio approach, in which
one piece of flexible radio hardware is re-used for different
applications and standards, downloadable and under soft-
ware control.
To the best of our knowledge, little work has been done
in this field based on CMOS technology. Recently, a bipolar
downconverter front-end has been proposed [1]. In CMOS,
only wideband low-noise amplifiers have been proposed, and
some CMOS tuner ICs for satellite reception (which have
less stringent noise requirements because they are preceded
by an outdoor low-noise converter).
This paper presents a wideband RF downconverter front-
end in 0.18 um CMOS (also published in [2]), designed in
the context of a research project exploring the feasibility of
software defined radio, using a combined Bluetooth/WLAN
receiver as a vehicle. Usually, RF receivers are optimised
for low power consumption. In contrast, we have taken the
approach to optimise for flexibility.
The paper discusses the main system and circuit design
choices, and assesses the achievable performance via mea-
surements on a front-end implemented in 0.18um CMOS.
The flexible design achieves a 0.2-2.2 GHz -3 dB bandwidth,
a gain of 25 dB with 6 dB noise figure and +1 dBm IIP3.
I. INTRODUCTION
Narrowband radio receivers have a bandwidth which is
only a small fraction of the center frequency of the radio
band, allowing the use of LC-tuned circuits with a high
quality factor. In contrast, in wideband radio receivers the
ratio between bandwidth and center frequency can be as
large as two. Wideband receivers find application in for in-
stance base stations and in analogue cable (50-850 MHz),
satellite (950-2150 MHz) and terrestrial digital (450-850
MHz) video broadcasting. Moreover, a wide-band receiver
can replace several LC-tuned narrowband front-ends typ-
ically used in multi-narrow-band receivers. A wide-band
solution saves chip-area and fits better in the trend towards
flexible radios with as much signal processing (e.g. chan-
nel selection, image rejection) as possible in the digital do-
main.
Some attention has been given recently to the design of
wideband, multistandard receiver front-ends, e.g. [1], [3].
These designs are however not in CMOS, which hampers
integration with the ever-expanding digital parts of con-
temporary receivers. In the field of CMOS, we are unaware
of any published low-noise wideband front-ends. Some
wideband LNAs however, have been published, e.g. [4],
[5], [6]. Also, several CMOS receivers for satellite recep-
tion have been published [7], [8], but as they are to be used
in conjunction with outdoor LNCs, their noise figures are
rather high (e.g. 16 dB for [8]). This is far too high for
wireless applications where the front-end is working di-
rectly at RF.
This paper presents a flexible wideband front-end for
wireless receivers in a standard 0.18 µm CMOS technol-
ogy. In the next section some design considerations will
be discussed. In section III the circuit is presented. Sec-
tion IV contains measurement results and finally section V
presents the conclusions.
II. DESIGN CONSIDERATIONS
A large bandwidth potentially contains many interfering
signals, some of which can be very strong. This leads to
very high linearity requirements. These can be relaxed by
the use of RF pre-filtering as can be seen in figure 1, but
still the required linearity is higher than that of a narrow-
band receiver, and > 0 dBm IIP3 is preferred.
Noise requirements for a wideband receiver are gener-
ally the same as for narrowband receivers. However, low
noise figures for the front-end are harder to obtain and re-
quire higher power consumption due to the unavailability
of high-Q LC filters. In order to minimize power consump-
tion for the whole receiver, this often leads to a different
distribtution of NF over the various receiver sub-blocks,
and this somewhat relaxes front-end demands.
Image rejection using an RF filter is not very attractive
in wideband front-ends, because either a very high IF or
a tunable RF filter is required. This suggests a zero-IF or
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SYSTEM OVERVIEW
low-IF architecture. The decision between these two de-
pends on the standard for which receivers are designed.
Different standards have different requirements for image
suppression; for some signals DC offset is a problem, for
others hardly so; sometimes 1/f noise is a problem (espe-
cially in CMOS), sometimes not, et cetera. Therefore, the
front-end should support both.
A zero-IF receiver requires low 1/f noise at the output.
This, combined with linearity demands, suggests the use
of a passive mixer. Because a passive mixer doesn’t have
gain, a high-gain LNA is required. This LNA also has to
exhibit low noise over a wide band, and input matching.
This combination can be achieved by the use of noise can-
celing [4].
Most commercially available RF-filters and duplexers
have 50Ω input and output impedances. Therefore, in
order to maximise chip re-use and flexilibity, the input
impedance of the downconverter was chosen to be 50Ω,
even though this is non-optimal considering power con-
sumption. This flexiblity can be exploited by using several
filters and a switch on one PCB, as shown in figure 1.
III. CIRCUIT DESCRIPTION
An overview of the downconverter can be seen in figure
2. It contains an LNA with current source outputs. The
transistors in the mixers act as current switches, and the
transimpedance amplifers at intermediate frequency con-
vert the current into voltage again. This section discusses
the design of the different parts of the downconverter.
A. Low-Noise Amplifier
As shown in figure 2, the LNA consists of two (equal)
parts. The circuit implementation of one half of the LNA
can be seen in figure 3. A fully balanced design is very
much wanted to achieve low even-order distortion, which
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Fig. 2
OVERVIEW OF THE IMPLEMENTED SYSTEM, EXCLUDING
THE LO BUFFERS. THE SCHEMATIC OF THE TWO LNA
BLOCKS IS SHOWN IN FIGURE 3.
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Fig. 3
SCHEMATIC OF ONE HALF OF THE LNA. THE FULL LNA IS
FORMED BY CROSS-COUPLING THE OUTPUTS.
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is important for wideband downconverters. This also re-
duces other common mode interferences and improves the
power supply rejection. Both parts of the LNA have a sin-
gle ended input and a differential output. Cross-coupling
the outputs of these parts results in a compound amplifier
with a differential input.
The LNA in figure 3 has two separate differential current
outputs, one for each mixer. This is to prevent noise degra-
dation due to the existence of a low-ohmic current-path be-
tween the inputs of two transimpedance amplifiers during
the time that both the I- and the Q-path are switched on
[9]. The LNA basically consists of three cascaded stages.
Each stage has a different trade-off between required gain,
bandwidth, noise and linearity.
The common-source input stage with MN1 is responsi-
ble for input matching. A resistive load (R1) instead of a
current source improves the bandwidth. Because this stage
is an inverting amplifier, the signal is in anti-phase on the
gate and drain of MN1. On the other hand, the noise cur-
rent in MN1’s channel produces in-phase noise voltages at
these nodes (through the voltage divider consisting of R0
and the impedance of the signal source). Both signal and
noise on these two nodes are inverted twice before they
reach the two ouputs of the LNA. Therefore, the input sig-
nal is present on the outputs in anti-phase, while the noise
of MN1 is in-phase. This is exploited to add signal contri-
butions while cancelling the noise of MN1 [4].
Simulations show that the noise cancelling can bring the
noise figure of the LNA below 3 dB. With high LNA gain,
a front-end with close to 3 dB noise figure could be de-
signed, but at the cost of linearity and bandwidth. How-
ever, noise figure was deemed less important than IIP3 and
high bandwidth. Therefore we choose to accept 6 dB NF
for the front-end.
The output stages consist of inverters. To improve lin-
earity, these stages are degenerated. In a normal inverter
the gates of both the NMOST and PMOST are at the same
voltage. This would normally lead to a lower gate over-
drive voltage Vgs − Vt, which is bad for bandwidth and
linearity. Therefore, gate overdrive voltages have been in-
creased by the coupling capacitors and the voltage divider.
Notwithstanding the use of differential circuits, exten-
sive on-chip supply decoupling is employed to further en-
hance the power supply rejection.
B. Mixer
Fully balanced passive mixers were used to achieve high
linearity and low 1/f noise. See figure 2.
Both mixers consist of four switch transistors. These
switches are driven by CMOS inverters acting as LO
buffers. Because of the high output impedance of the LNA
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Fig. 4
VOLTAGE CONVERSION GAIN VS. INPUT FREQUENCY
(OUTPUT FREQUENCY=5 MHZ) AND S11 (VDD=1.8 V)
(current source), a low on-resistance of the switch transis-
tors and the low input impedance of the following IF am-
plifier, variations in the channel conductivity of the switch
transistors have little impact on the signal. This has two
advantages. First, because variations in the conductivity
caused by large signals have less impact, linearity is im-
proved. Second, both 1/f and thermal noise in the chan-
nel current of the switches have less impact, thus allowing
smaller transistors to be used, lowering the load presented
to the LO buffers, and thus improving LO bandwidth. Es-
pecially the lower 1/f noise here is a big plus for zero-IF
reception.
C. IF filter and amplifier
The IF amplifier and filter is implemented as a trans-
impedance amplifier with a parallel RC-combination as a
feedback network. The bandwidth is 16 MHz, so that in
a zero-IF configuration signals with a bandwidth of up to
32 MHz can be received, or multiple narrowband signals
at the same time. To improve the LNA/mixer linearity, the
IF amplifier has a low input impedance up to high frequen-
cies. To improve the linearity of the IF amplifier itself, the
transistors have been degenerated. The transistors were
designed for a 1/f noise corner frequency well below 100
kHz.
IV. EXPERIMENTAL RESULTS
The front-end was realised in a 0.18 µm standard CMOS
process (figure 8). The active chip area is 800× 650 µm,
most of which is taken by filter capacitors.
Measurements were done on a packaged chip (HVQFN24
package). It was mounted on a PCB made of Rogers
RO4003 substrate with a thickness of 0.8 mm.
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NOISE FIGURE (TAKING IMAGE REJECTION INTO ACCOUNT)
VERSUS INPUT FREQUENCY (OUTPUT FREQUENCY=10
MHZ)
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OUTPUT NOISE VS. FREQUENCY. LO=1 GHZ, VDD=1.8 V
Figure 4 shows the measured voltage conversion gain as
a function of input frequency, showing 200 MHz–2.2 GHz
−3 dB bandwidth. The lower cut-off frequency is deter-
mined by the coupling capacitors in the LNA. At higher
frequencies the conversion gain is still considerable, albeit
at increased noise figure. The same figure also shows S11.
This is lower than -10 dB up to 1.9 GHz.
Figure 5 shows the noise figure, at two different sup-
ply voltages. This is the noise figure when taking image
rejection into account.
Figure 6 shows the output noise of the downconverter.
This was measured using a differential probe. Note the 1/f
noise corner frequency of <50 kHz.
Figure 7 shows an IIP3 plot, measured with an LO fre-
+1 dBm IIP3
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Fig. 7
TWO-TONE 3RD ORDER INTERMODULATION DISTORTION.
INPUT AT 1005 AND 1006 MHZ, VDD=1.8 V.
Vdd = 1.4 Va Vdd=1.8 V
−3 dB BW 0.2 – 2.2 GHz 0.2 – 2.2 GHz
Gc 21 25
NFmin 8.5 dB 6.5 dB
IIP3 +1 dBm +1 dBm
IIP2 +31 dBm +35 dBm
−1 dB CP -14.5 dBm -16 dBm
LO radiation @1 GHz -47 dBm -47 dBm
P 130 mW 200 mW
asupply of LO buffers at 1.8 V
TABLE I
KEY PERFORMANCE MEASUREMENTS
quency of 1 GHz and two input signals at 1005 and 1006
MHz. The IIP3 is +1 dBm (OIP3: 13 dBV), which is con-
siderably better than typically found for narrowband re-
ceivers. IIP2 is +35 dBm and the -1 dB compression point
is -16 dBm. A summary of the measurement results can be
found in table I.
V. CONCLUSIONS
A wideband downconverter front-end has been designed
and realised in 0.18 µm CMOS. It achieves 25 dB conver-
sion gain, >2 GHz bandwidth, an IIP3 of +1 dBm (OIP3:
13 dBV) and an IIP2 of +35 dBm, at 200 mW power con-
sumption. The noise figure is 6.5 dB and the 1/f corner
frequency is below 50 kHz.
Overall, the results indicate that a high-linearity flexible
wideband downconverter is feasible in CMOS, but has its
price especially in power consumption and higher noise
figure.
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